

DDR2 SDRAM FBDIMM

MT36HTF25672F – 2GB


MT36HTF51272F – 4GB

For the component data sheets, refer to Micron's Web site: www.micron.com

Features

- 240-pin, fully buffered dual in-line memory module (FBDIMM)
- Fast data transfer rates: PC2-4200, PC2-5300, or PC2-6400
- 2GB (256 Meg x 72), 4GB (512 Meg x 72)
- 3.2 Gb/s, 4 Gb/s, and 4.8 Gb/s link transfer rates
- SMBus interface to advanced memory buffer (AMB) for configuration register access
- High-speed, 1.5V differential, point-to-point link between host controller and AMB
- Fault-tolerant; can work around a bad bit lane in each direction
- High-density scaling with up to eight FBDIMMs per channel
- In-band and out-of-band command access
- Deterministic protocol: enables memory controller to optimize DRAM accesses for maximum performance; delivers precise control and repeatable memory behavior
- Automatic DDR2 SDRAM bus and channel calibration
- Transmitter de-emphasis reduces intersymbol interference (ISI)
- MBIST and IBIST test functions
- Transparent mode for DRAM test support
- $V_{DD} = V_{DDQ} = +1.8V$ for DRAM
- $V_{REF} = 0.9V$ SDRAM command/address termination
- $V_{CC} = 1.5V$ for AMB
- $V_{DDSPD} = +3V$ to $+3.6V$ for AMB and EEPROM
- Serial presence-detect (SPD) with EEPROM
- Gold edge contacts
- Dual rank
- Supports 95°C operation with 2X refresh

Figure 1: 240-Pin FBDIMM (MO-256 R/C H)



Options

- Package
 - 240-pin DIMM (Pb-free)
- Frequency/CAS latency (CL)
 - 2.5ns @ CL = 5 (DDR2-800)
 - 3ns @ CL = 5 (DDR2-667)
 - 3.75ns @ CL = 4 (DDR2-533)¹
- PCB height
 - 30.35mm (1.19in)

Marking

Y
-80E
-667
-53E

Notes: 1. Not recommended for new designs.

Table 1: Key Timing Parameters

| Speed Grade | Industry Nomenclature | Data Rate (MT/s) | | | t_{RCD} (ns) | t_{RP} (ns) | t_{RC} (ns) |
|-------------|-----------------------|------------------|--------|--------|----------------|---------------|---------------|
| | | CL = 5 | CL = 4 | CL = 3 | | | |
| -80E | PC2-6400 | 800 | 533 | – | 12.5 | 12.5 | 55 |
| -667 | PC2-5300 | 667 | 533 | 400 | 15 | 15 | 55 |
| -53E | PC2-4200 | – | 533 | 400 | 15 | 15 | 55 |



Table 2: Addressing

| Parameter | 2GB | 4GB |
|---------------------------|---------------------|-------------------|
| Refresh count | 8K | 8K |
| Device bank address | 4 (BA0, BA1) | 8 (BA0-BA2) |
| Device page size per bank | 1KB | 1KB |
| Device configuration | 512Mb (128 Meg x 4) | 1Gb (256 Meg x 4) |
| Row address | 16K (A0-A13) | 16K (A0-A13) |
| Column address | 2K (A0-A9, A11) | 2K (A0-A9, A11) |
| Module rank address | 2 (S0#, S1#) | 2 (S0#, S1#) |

Table 3: Part Numbers and Timing Parameters – 2GB

Base device: MT47H128M4,¹ 512Mb DDR2 SDRAM

| Part Number ² | Module Density | Configuration | Module Bandwidth | Memory Clock/ Data Rate | Clock Cycles (CL- ^t RCD- ^t RP) | Link Transfer Rate |
|--------------------------|----------------|---------------|------------------|-------------------------|--|--------------------|
| MT36HTF25672FY-80E__ | 2GB | 256 Meg x 72 | 6.4 GB/s | 2.5ns/800 MT/s | 5-5-5 | 4.8 GT/s |
| MT36HTF25672FY-667__ | 2GB | 256 Meg x 72 | 5.3 GB/s | 3ns/533 MT/s | 5-5-5 | 4 GT/s |
| MT36HTF25672FY-53E__ | 2GB | 256 Meg x 72 | 4.3 GB/s | 3.75ns/667 MT/s | 4-4-4 | 3.2 GT/s |

Table 4: Part Numbers and Timing Parameters – 4GB

Base device: MT47H256M4,¹ 1Gb DDR2 SDRAM

| Part Number ² | Module Density | Configuration | Module Bandwidth | Memory Clock/ Data Rate | Clock Cycles (CL- ^t RCD- ^t RP) | Link Transfer Rate |
|--------------------------|----------------|---------------|------------------|-------------------------|--|--------------------|
| MT36HTF51272FY-80E__ | 4GB | 512 Meg x 72 | 6.4 GB/s | 2.5ns/800 MT/s | 5-5-5 | 4.8 GT/s |
| MT36HTF51272FY-667__ | 4GB | 512 Meg x 72 | 5.3 GB/s | 3ns/533 MT/s | 5-5-5 | 4 GT/s |
| MT36HTF51272FY-53E__ | 4GB | 512 Meg x 72 | 4.3 GB/s | 3.75ns/667 MT/s | 4-4-4 | 3.2 GT/s |

- Notes:
1. Data sheets for the base device can be found on Micron's Web site.
 2. All part numbers end with a four-place code (not shown), designating component, PCB, and AMB revisions. Consult factory for current revision codes. Example: MT36HTF51272FY-667E1E1D4.

General Description

The Micron FBDIMM adheres to the currently proposed industry specifications for FBDIMMs. The following specifications contain detailed information on FBDIMM design, interfaces, and theory of operation and are listed here for the system designers' convenience. Refer to the JEDEC Web site for available specifications.

- FBDIMM Design Specification – pending JEDEC approval
- FBDIMM: Architecture and Protocol – JESD206
- FBDIMM: Advanced Memory Buffer (AMB) – JESD82-20
- Design for Test, Design for Validation (DFx) Specification
- Serial Presence-Detect (SPD) for Fully Buffered DIMM – JEDEC Standard No. 21-C page 4.1.2.7-1

The MT36HTF25672F and MT36HTF51272F DDR2 SDRAM modules are a high-bandwidth, large-capacity channel solution that have a narrow host interface. FBDIMMs use DDR2 SDRAM devices isolated from the channel behind an AMB buffer on the FBDIMM. Memory-device capacity remains high and total memory capacity scales with DDR2 SDRAM bit density.

As shown in Figure 2 on page 6, the FBDIMM channel provides a communication path from a host controller to an array of DDR2 SDRAM devices, with the DDR2 SDRAM devices buffered behind an AMB device. The physical isolation of the DDR2 SDRAM devices from the channel enables the flexibility to enhance the communication path to significantly increase reliability and availability of the memory subsystem.

Advanced Memory Buffer (AMB)

The AMB isolates the DDR2 SDRAM devices from the channel. This single-chip AMB component, located in the center of each FBDIMM, acts as a repeater and buffer for all signals and commands exchanged between the host controller and DDR2 SDRAM devices, including data input and output. The AMB communicates with the host controller and adjacent FBDIMMs on a system board using an industry-standard, high-speed, differential, point-to-point interface at 1.5V. The AMB also enables buffering of memory traffic to support large memory capacities. Refer to the JEDEC JESD82-20 specification for further information.

Pin Assignments and Descriptions

Table 5: Pin Assignments

| 240-Pin FBDIMM Front | | | | | | | | 240-Pin FBDIMM Back | | | | | | | |
|----------------------|--------|-----|--------------------|-----|------------------|-----|-------------------|---------------------|--------------|-----|--------------------|-----|------------------|-----|-------------------|
| Pin | Symbol | Pin | Symbol | Pin | Symbol | Pin | Symbol | Pin | Symbol | Pin | Symbol | Pin | Symbol | | |
| 1 | VDD | 31 | PN3 | 61 | PN9# | 91 | PS9# ¹ | 121 | VDD | 151 | SN3 | 181 | SN9# | 211 | SS9# ¹ |
| 2 | VDD | 32 | PN3# | 62 | Vss | 92 | Vss | 122 | VDD | 152 | SN3# | 182 | Vss | 212 | Vss |
| 3 | VDD | 33 | Vss | 63 | PN10 | 93 | PS5 | 123 | VDD | 153 | Vss | 183 | SN10 | 213 | SS5 |
| 4 | Vss | 34 | PN4 | 64 | PN10# | 94 | PS5# | 124 | Vss | 154 | SN4 | 184 | SN10# | 214 | SS5# |
| 5 | VDD | 35 | PN4# | 65 | Vss | 95 | Vss | 125 | VDD | 155 | SN4# | 185 | Vss | 215 | Vss |
| 6 | VDD | 36 | Vss | 66 | PN11 | 96 | PS6 | 126 | VDD | 156 | Vss | 186 | SN11 | 216 | SS6 |
| 7 | VDD | 37 | PN5 | 67 | PN11# | 97 | PS6# | 127 | VDD | 157 | SN5 | 187 | SN11# | 217 | SS6# |
| 8 | Vss | 38 | PN5# | 68 | Vss | 98 | Vss | 128 | Vss | 158 | SN5# | 188 | Vss | 218 | Vss |
| 9 | Vcc | 39 | Vss | 69 | Vss | 99 | PS7 | 129 | Vcc | 159 | Vss | 189 | Vss | 219 | SS7 |
| 10 | Vcc | 40 | PN13 ¹ | 70 | PS0 | 100 | PS7# | 130 | Vcc | 160 | SN13 ¹ | 190 | SS0 | 220 | SS7# |
| 11 | Vss | 41 | PN13# ¹ | 71 | PS0# | 101 | Vss | 131 | Vss | 161 | SN13# ¹ | 191 | SS0# | 221 | Vss |
| 12 | Vcc | 42 | Vss | 72 | Vss | 102 | PS8 | 132 | Vcc | 162 | Vss | 192 | Vss | 222 | SS8 |
| 13 | Vcc | 43 | Vss | 73 | PS1 | 103 | PS8# | 133 | Vcc | 163 | Vss | 193 | SS1 | 223 | SS8# |
| 14 | Vss | 44 | DNU | 74 | PS1# | 104 | Vss | 134 | Vss | 164 | DNU | 194 | SS1# | 224 | Vss |
| 15 | VTT | 45 | DNU | 75 | Vss | 105 | DNU | 135 | VTT | 165 | DNU | 195 | Vss | 225 | DNU |
| 16 | DNU | 46 | Vss | 76 | PS2 | 106 | DNU | 136 | DNU | 166 | Vss | 196 | SS2 | 226 | DNU |
| 17 | RESET# | 47 | Vss | 77 | PS2# | 107 | Vss | 137 | M_TEST (DNU) | 167 | Vss | 197 | SS2# | 227 | Vss |
| 18 | Vss | 48 | PN12 ¹ | 78 | Vss | 108 | VDD | 138 | Vss | 168 | SN12 ¹ | 198 | Vss | 228 | SCK |
| 19 | DNU | 49 | PN12# ¹ | 79 | PS3 | 109 | VDD | 139 | DNU | 169 | SN12# ¹ | 199 | SS3 | 229 | SCK# |
| 20 | DNU | 50 | Vss | 80 | PS3# | 110 | Vss | 140 | DNU | 170 | Vss | 200 | SS3# | 230 | Vss |
| 21 | Vss | 51 | PN6 | 81 | Vss | 111 | VDD | 141 | Vss | 171 | SN6 | 201 | Vss | 231 | VDD |
| 22 | PN0 | 52 | PN6# | 82 | PS4 | 112 | VDD | 142 | SN0 | 172 | SN6# | 202 | SS4 | 232 | VDD |
| 23 | PN0# | 53 | Vss | 83 | PS4# | 113 | VDD | 143 | SN0# | 173 | Vss | 203 | SS4# | 233 | VDD |
| 24 | Vss | 54 | PN7 | 84 | Vss | 114 | Vss | 144 | Vss | 174 | SN7 | 204 | Vss | 234 | Vss |
| 25 | PN1 | 55 | PN7# | 85 | Vss | 115 | VDD | 145 | SN1 | 175 | SN7# | 205 | Vss | 235 | VDD |
| 26 | PN1# | 56 | Vss | 86 | DNU | 116 | VDD | 146 | SN1# | 176 | Vss | 206 | DNU | 236 | VDD |
| 27 | Vss | 57 | PN8 | 87 | DNU | 117 | VTT | 147 | Vss | 177 | SN8 | 207 | DNU | 237 | VTT |
| 28 | PN2 | 58 | PN8# | 88 | Vss | 118 | SA2 | 148 | SN2 | 178 | SN8# | 208 | Vss | 238 | VDDSPD |
| 29 | PN2# | 59 | Vss | 89 | Vss | 119 | SDA | 149 | SN2# | 179 | Vss | 209 | Vss | 239 | SA0 |
| 30 | Vss | 60 | PN9 | 90 | PS9 ¹ | 120 | SCL | 150 | Vss | 180 | SN9 | 210 | SS9 ¹ | 240 | SA1 |


Notes: 1. The following signals are cyclic redundancy check (CRC) bits and thus appear out of the normal sequence: PN12/PN12#, SN12/SN12#, PN13/PN13#, SN13/SN13#, PS9/PS9#, and SS9/SS9#.



Table 6: Pin Descriptions

| Symbol | Type | Description |
|------------|--------|--|
| PS0–PS9 | Input | Primary southbound data, positive lines. |
| PS0#–PS9# | Input | Primary southbound data, negative lines. |
| SCL | Input | Serial presence-detect (SPD) clock input. |
| SCK | Input | System clock input, positive line. |
| SCK# | Input | System clock input, negative line. |
| SS0–SS9 | Input | Secondary southbound data, positive lines. |
| SS0#–SS9# | Input | Secondary southbound data, negative lines. |
| PN0–PN13 | Output | Primary northbound data, positive lines. |
| PN0#–PN13# | Output | Primary northbound data, negative lines. |
| SN0–SN13 | Output | Secondary northbound data, positive lines. |
| SN0#–SN13# | Output | Secondary northbound data, negative lines. |
| SA0–SA2 | I/O | SPD address inputs; also used to select the FBDIMM number in the AMB. |
| SDA | I/O | SPD data input/output. |
| RESET# | Supply | AMB reset signal. |
| Vcc | Supply | AMB core power and AMB channel interface power (1.5V). |
| VDD | Supply | DRAM power and AMB DRAM I/O power (1.8V). |
| VDDSPD | Supply | SPD/AMB SMBus power (3.3V). |
| VSS | Supply | Ground. |
| VTT | Supply | DRAM address/command/clock termination power ($V_{DD}/2$). |
| M_TEST | – | The M_TEST pin provides an external connection for testing the margin of VREF, which is produced by a voltage divider on the module. It is not intended to be used in normal system operation and must not be connected (DNU) in a system. This test pin may have other features on future card designs and will be included in this specification at that time. |
| DNU | – | Do not use. |

Figure 3: Functional Block Diagram



Electrical Specifications

Stresses greater than those listed in Table 7 may cause permanent damage to the module. This is a stress rating only and functional operation of the module at these or any other conditions outside those indicated in the device data sheet are not implied. Exposure to absolute maximum rating conditions for extended periods may adversely affect reliability.

Table 7: Absolute Maximum Ratings

| Parameter | Symbol | Min | Max | Units | Notes |
|--|------------------------------------|------|-------|-------|-------|
| Voltage on any pin relative to Vss | V _{IN} , V _{OUT} | -0.3 | +1.75 | V | 1 |
| Voltage on Vcc pin relative to Vss | V _{CC} | -0.3 | +1.75 | V | |
| Voltage on VDD pin relative to Vss | V _{DD} | -0.5 | +2.3 | V | |
| Voltage on VTT pin relative to Vss | V _{TT} | -0.5 | +2.3 | V | |
| DDR2 SDRAM device operating case temperature | T _C | 0 | +95 | °C | 2, 3 |
| | | 0 | +110 | °C | |

- Notes:
- V_{IN} should not be greater than V_{CC}.
 - T_C is specified at 95°C only when using 2X refresh timing (^tREFI = 7.8μs at or below 85°C; ^tREFI = 3.9μs above 85°C); refer to the DDR2 SDRAM component data sheet.
 - See applicable DDR2 SDRAM component data sheet for ^tREFI and extended mode register settings. The ^tREFI parameter is used to specify the doubled refresh interval necessary to sustain <85°C operation.

Table 8: Input DC Voltage and Operating Conditions

| Parameter | Symbol | Min | Nom | Max | Units | Notes |
|------------------------------------|---------------------|------------------------|-----------------------|------------------------|-------|-------|
| AMB supply voltage | V _{CC} | 1.46 | 1.5 | 1.54 | V | |
| DDR2 SDRAM supply voltage | V _{DD} | 1.7 | 1.8 | 1.9 | V | |
| Termination voltage | V _{TT} | 0.48 × V _{DD} | 0.5 × V _{DD} | 0.52 × V _{DD} | V | |
| EEPROM supply voltage | V _{DDSPD} | 3 | 3.3 | 3.6 | V | 1 |
| SPD input high (logic 1) voltage | V _{IH(DC)} | 2.1 | - | V _{DDSPD} | V | 2 |
| SPD input low (logic 0) voltage | V _{IL(DC)} | - | - | 0.8 | V | 2 |
| RESET input high (logic 1) voltage | V _{IH(DC)} | 1 | - | - | V | 3 |
| RESET input low (logic 0) voltage | V _{IL(DC)} | - | - | 0.5 | V | 2 |
| Leakage current (RESET) | I _L | -90 | - | +90 | μA | 3 |
| Leakage current (link) | I _L | -5 | - | +5 | μA | 4 |

- Notes:
- Applies to AMB and SPD.
 - Applies to serial memory buffer (SMB) and SPD bus signals.
 - Applies to AMB CMOS signal RESET#.
 - For all other AMB-related DC parameters, please refer to the high-speed differential link interface specification.

Table 9: AMB Clock Ratios

| FBDIMM Data Rate | DDR Data Link | Core Frequency | Reference Clock | FBDIMM Link: Core | Core: DDR |
|------------------|---------------|----------------|-----------------|-------------------|-----------|
| 3.2 Gb/s | 533 Mb/s | 266 MHz | 133 MHz | 12:1 | 1:2 |
| 4.0 Gb/s | 666 Mb/s | 333 MHz | 167 MHz | 12:1 | 1:2 |
| 4.8 Gb/s | 800 Mb/s | 400 MHz | 200 MHz | 12:1 | 1:2 |

IDD Specifications and Conditions

Table 10: IDD Conditions

| Symbol | Condition |
|--------------|---|
| IDD_Idle_0 | Idle current, single, or last DIMM: Low state; Idle (0 percent bandwidth); Primary channel enabled; Secondary channel disabled; CKE HIGH; Command and address lines stable; DDR2 SDRAM clock active |
| IDD_Idle_1 | Idle current, first DIMM: Low state; Idle (0 percent bandwidth); Primary and secondary channels enabled; CKE HIGH; Command and address lines stable; DDR2 SDRAM clock active |
| IDD_Active_1 | Active power: Low state; 50 percent DRAM bandwidth; 67 percent READ, 33 percent WRITE; Primary and secondary channels enabled; DDR2 SDRAM clock active; CKE HIGH |
| IDD_Active_2 | Active power, data pass through: Low state; 50 percent DRAM bandwidth to downstream DIMM, 67 percent READ; 33 percent WRITE; Primary and secondary channels enabled; DDR2 SDRAM clock active; CKE HIGH; Command and address lines stable |
| IDD_Training | Training: Primary and secondary channels enabled; 100 percent toggle on all channel lanes; DRAMs idle, 0 percent bandwidth; CKE HIGH; Command and address lines stable; DDR2 SDRAM clock active |
| IDD_IBIST | IBIST over all IBIST modes: DRAM idle (0 percent bandwidth); Primary channel enabled; Secondary channel enabled; CKE HIGH; Command and address lines stable; DDR2 SDRAM clock active |
| IDD_EI | Electrical idle: DRAM idle (0 percent bandwidth); Primary channel disabled; Secondary channel disabled; CKE LOW; Command and address lines floated; DDR2 SDRAM clock active; ODT and CKE driven LOW |

Notes: 1. Actual test conditions may vary from published JEDEC test conditions.



Table 11: IDD Specifications – 2GB DDR2-533

| Symbol | IDD_Idle_0 | IDD_Idle_1 | IDD_Active_1 | IDD_Active_2 | IDD_Training | IDD_IBIST | IDD_EI | Units |
|-------------|------------|------------|--------------|--------------|--------------|-----------|--------|-------|
| Icc | 2,200 | 3,000 | 3,400 | 3,200 | 3,500 | 3,800 | 2,000 | mA |
| IDD | 2,340 | 2,340 | 6,830 | 2,340 | 2,340 | 2,340 | 452 | mA |
| Total power | 7.9 | 9.1 | 18.3 | 9.5 | 10 | 10.4 | 4 | W |

Table 12: IDD Specifications – 2GB DDR2-667

| Symbol | IDD_Idle_0 | IDD_Idle_1 | IDD_Active_1 | IDD_Active_2 | IDD_Training | IDD_IBIST | IDD_EI | Units |
|-------------|------------|------------|--------------|--------------|--------------|-----------|--------|-------|
| Icc | 2,600 | 3,400 | 3,900 | 3,700 | 4,000 | 4,500 | 2,500 | mA |
| IDD | 2,520 | 2,520 | 8,000 | 2,520 | 2,520 | 2,520 | 452 | mA |
| Total power | 8.9 | 10.1 | 21.3 | 10.6 | 11 | 11.9 | 4.8 | W |

Table 13: IDD Specifications – 2GB DDR2-800

| Symbol | IDD_Idle_0 | IDD_Idle_1 | IDD_Active_1 | IDD_Active_2 | IDD_Training | IDD_IBIST | IDD_EI | Units |
|-------------|------------|------------|--------------|--------------|--------------|-----------|--------|-------|
| Icc | TBD | TBD | TBD | TBD | TBD | TBD | TBD | mA |
| IDD | TBD | TBD | TBD | TBD | TBD | TBD | TBD | mA |
| Total power | TBD | TBD | TBD | TBD | TBD | TBD | TBD | W |

Table 14: IDD Specifications – 4GB DDR2-533

| Symbol | IDD_Idle_0 | IDD_Idle_1 | IDD_Active_1 | IDD_Active_2 | IDD_Training | IDD_IBIST | IDD_EI | Units |
|-------------|------------|------------|--------------|--------------|--------------|-----------|--------|-------|
| Icc | 2,200 | 3,000 | 3,400 | 3,200 | 3,500 | 3,800 | 2,000 | mA |
| IDD | 2,340 | 2,340 | 5,660 | 2,340 | 2,340 | 2,340 | 452 | mA |
| Total power | 7.9 | 9.2 | 16.1 | 9.5 | 10 | 10.4 | 4.0 | W |

Table 15: IDD Specifications – 4GB DDR2-667

| Symbol | IDD_Idle_0 | IDD_Idle_1 | IDD_Active_1 | IDD_Active_2 | IDD_Training | IDD_IBIST | IDD_EI | Units |
|-------------|------------|------------|--------------|--------------|--------------|-----------|--------|-------|
| Icc | 2,600 | 3,400 | 3,900 | 3,700 | 4,000 | 4,500 | 2,500 | mA |
| IDD | 2,340 | 2,340 | 6,020 | 2,340 | 2,340 | 2,340 | 452 | mA |
| Total power | 8.5 | 9.8 | 17.6 | 10.3 | 10.7 | 11.5 | 4.8 | W |

Table 16: IDD Specifications – 4GB DDR2-800

| Symbol | IDD_Idle_0 | IDD_Idle_1 | IDD_Active_1 | IDD_Active_2 | IDD_Training | IDD_IBIST | IDD_EI | Units |
|-------------|------------|------------|--------------|--------------|--------------|-----------|--------|-------|
| Icc | TBD | TBD | TBD | TBD | TBD | TBD | TBD | mA |
| IDD | TBD | TBD | TBD | TBD | TBD | TBD | TBD | mA |
| Total power | TBD | TBD | TBD | TBD | TBD | TBD | TBD | W |

Notes: 1. Total power is based on maximum voltage levels, Icc @ 1.575V and IDD @ 1.9V.

Serial Presence-Detect

Table 17: Serial Presence-Detect EEPROM DC Operating Conditions
All voltages referenced to V_{SS}

| Parameter/Condition | Symbol | Min | Max | Units |
|---|-----------------------------|--------------------------|--------------------------|-------|
| EEPROM and AMB supply voltage | V _{DDSPD} | 3 | 3.6 | V |
| Input high voltage: Logic 1; all inputs | V _{IH} | V _{DDSPD} × 0.7 | V _{DDSPD} + 0.5 | V |
| Input low voltage: Logic 0; all inputs | V _{IL} | -0.6 | V _{DDSPD} × 0.3 | V |
| Output low voltage: I _{OUT} = 3mA | V _{OL} | - | 0.4 | V |
| Input leakage current: V _{IN} = GND to V _{DD} | I _{LI} | 0.10 | 3 | μA |
| Output leakage current: V _{OUT} = GND to V _{DD} | I _{LO} | 0.05 | 3 | μA |
| Standby current | I _{SB} | 1.6 | 4 | μA |
| Power supply current, READ: SCL clock frequency = 100 kHz | I _{CC_R} | 0.4 | 1 | mA |
| Power supply current, WRITE: SCL clock frequency = 100 kHz | I _{CC_W} | 2 | 3 | mA |

Table 18: Serial Presence-Detect EEPROM AC Operating Conditions
All voltages referenced to V_{SS}

| Parameter/Condition | Symbol | Min | Max | Units | Notes |
|---|---------------------|-----|-----|-------|-------|
| SCL LOW to SDA data-out valid | t _{AA} | 0.2 | 0.9 | μs | 1 |
| Time the bus must be free before a new transition can start | t _{BUF} | 1.3 | - | μs | |
| Data-out hold time | t _{DH} | 200 | - | ns | |
| SDA and SCL fall time | t _F | - | 300 | ns | 2 |
| Data-in hold time | t _{HD:DAT} | 0 | - | μs | |
| Start condition hold time | t _{HD:STA} | 0.6 | - | μs | |
| Clock HIGH period | t _{HIGH} | 0.6 | - | μs | |
| Noise suppression time constant at SCL, SDA inputs | t _I | - | 50 | ns | |
| Clock LOW period | t _{LOW} | 1.3 | - | μs | |
| SDA and SCL rise time | t _R | - | 0.3 | μs | 2 |
| SCL clock frequency | f _{SCL} | - | 400 | kHz | |
| Data-in setup time | t _{SU:DAT} | 100 | - | ns | |
| Start condition setup time | t _{SU:STA} | 0.6 | - | μs | 3 |
| Stop condition setup time | t _{SU:STO} | 0.6 | - | μs | |
| WRITE cycle time | t _{WRC} | - | 10 | ms | 4 |

- Notes:
1. To avoid spurious start and stop conditions, a minimum delay is placed between SCL = 1 and the falling or rising edge of SDA.
 2. This parameter is sampled.
 3. For a restart condition, or following a WRITE cycle.
 4. The SPD EEPROM WRITE cycle time (t_{WRC}) is the time from a valid stop condition of a write sequence to the end of the EEPROM internal ERASE/PROGRAM cycle. During the WRITE cycle, the EEPROM bus interface circuit is disabled, SDA remains HIGH due to pull-up resistance, and the EEPROM does not respond to its slave address.

Table 19: Serial Presence-Detect Matrix – SDRAM Device and Module

| Byte | Description | Entry | 2GB | 4GB |
|------|--|---|----------------|----------------|
| 0 | CRC range SPD bytes total Bytes used | Bytes 0–116/ 256 bytes/ 176 bytes | 92 | 92 |
| 1 | SPD revision | 1.1 | 11 | 11 |
| 2 | Key byte/DRAM device type | DDR2 FBDIMM | 09 | 09 |
| 3 | Voltage levels of this assembly | DRAM/AMB | 12 | 12 |
| 4 | SDRAM addressing: Device rows/columns/banks | 14 rows/ 11 columns/ 4 banks or 8 banks | 48 | 49 |
| 5 | Module physical attributes: Height/thickness | 30.35mm/ 7.16mm | 23 | 23 |
| 6 | Module type | FBDIMM | 07 | 07 |
| 7 | Module organization: Module rank/SDRAM device width (I/O) | Dual rank/x4 | 10 | 10 |
| 8 | Fine time-base dividend and divisor | 5ps | 51 | 51 |
| 9 | Medium time-base dividend | 1/4 = 0.25ns | 01 | 01 |
| 10 | Medium time-base divisor | 1/4 = 0.25ns | 04 | 04 |
| 11 | SDRAM MIN cycle time (^t CK [MIN]) | 2.5ns (-80E) 3ns (-667) 3.75ns (-53E) | 0A 0C 0F | 0A 0C 0F |
| 12 | SDRAM MAX cycle time (^t CK [MAX]) | 8ns | 20 | 20 |
| 13 | SDRAM CAS latencies supported | 5, 4 (-80E) 5, 4, 3 (-667) 4, 3 (-53E) | 24 33 23 | 24 33 23 |
| 14 | SDRAM MIN CL time (^t CAS) | 12.5ns (-80E) 15ns (-667/-53E) | 32 3C | 32 3C |
| 15 | SDRAM WRITE recovery times supported | Range, MIN | 22 | 22 |
| 16 | SDRAM WRITE recovery time (^t WR) | 15ns | 3C | 3C |
| 17 | SDRAM WRITE latencies supported | Range, MIN | 42 | 42 |
| 18 | SDRAM additive latencies supported | Range, MIN | 40 | 40 |
| 19 | SDRAM MIN RAS-to-CAS delay (^t RCD) | 12.5ns (-80E) 15ns (-667/-53E) | 32 3C | 32 3C |
| 20 | SDRAM MIN row active-to-row active delay (^t RRD) | 7.5ns | 1E | 1E |
| 21 | SDRAM MIN row precharge time (^t Rp) | 12.5ns (-80E) 15ns (-667/-53E) | 32 3C | 32 3C |
| 22 | SDRAM upper nibbles for ^t RAS and ^t RC | - | 00 | 00 |
| 23 | SDRAM MIN active-to-precharge time (^t RAS) | 40ns | B4 | B4 |
| 24 | SDRAM MIN auto refresh-to-active/auto refresh time (^t RC) | 55ns | DC | DC |
| 25 | SDRAM MIN AUTO REFRESH-TO-ACTIVE/AUTO REFRESH command period (^t RFC - LSB) | 105ns (2GB) 127.5ns (4GB) | A4 | FE |
| 26 | SDRAM MIN AUTO REFRESH-TO-ACTIVE/AUTO REFRESH command period (^t RFC - MSB) | | 01 | 01 |
| 27 | SDRAM internal WRITE-to-READ command delay (^t WTR) | 7.5ns | 1E | 1E |
| 28 | SDRAM internal READ-to-PRECHARGE command delay (^t RTP) | 7.5ns | 1E | 1E |
| 29 | SDRAM burst lengths supported | 4, 8 | 03 | 03 |
| 30 | SDRAM drivers/terminations supported: 03 = 75 and 100Ω; 07 = 50, 75, and 100Ω | -80E/-667 -53E | 07 03 | 07 03 |
| 31 | Drivers supported | Weak drivers | 01 | 01 |
| 32 | SDRAM refresh rate (^t REFI) and 95°C self refresh | 7.8μs | C2 | C2 |

Table 19: Serial Presence-Detect Matrix – SDRAM Device and Module (continued)

| Byte | Description | Entry | 2GB | 4GB |
|---------|---|--------|---------------|---------------|
| 33 | Bits 7:4: ΔT_C (MAX) (DRAM case temperature difference between MAX case temperature and baseline MAX case temperature), the baseline MAX case temperature is 85°C; Bits 3:0: DT4R4W Δ (case temperature rise difference between Idd4R/page open burst READ and Idd4W/page open burst WRITE operations) | – | 52 | 51 |
| 34 | Thermal resistance of DRAM device package from top (case) to ambient (PSI T-A DRAM) at still air condition, based on JESD51-2 standard | – | 32 | 31 |
| 35 | DT0/T _C mode bits: Bits 7:2: Case temperature rise from ambient due to Idd0/ACTIVATE PRECHARGE operation minus 2.8°C offset temperature; Bit 1: Double refresh mode bit; Bit 0: High temperature self refresh rate support indication | – | 04 | 04 |
| 36 | DT2N/DT2Q: Case temperature rise from ambient due to Idd2N precharge standby operation for UDIMM and due to Idd2Q/precharge quiet STANDBY operation for RDIMM | – | 0E | 0F |
| 37 | DT2P: Case temperature rise from ambient due to Idd2P/PRECHARGE POWER-DOWN operation | – | 0A | 0A |
| 38 | DT3N: Case temperature rise from ambient due to Idd3N/ACTIVE STANDBY operation | – | 0D | 0B |
| 39 | DT4R/mode bits: Bits 7:1: Case temperature rise from ambient due to Idd4R/page open BURST READ operation; Bit 0: Mode bit to specify if DT4W is greater than or less than DT4R | – | 18 | 18 |
| 40 | DT5B: Case temperature rise from ambient due to Idd5B/BURST REFRESH operation | – | 0F | 12 |
| 41 | DT7: Case temperature rise from ambient due to Idd7/bank interleave READ MODE operation | – | 12 | 15 |
| 42–78 | FBDIMM reserved bytes | – | 00 | 00 |
| 79 | FBDIMM ODT definition | – | 22 | 22 |
| 117 | Module ID: Module manufacturer's JEDEC ID code | MICRON | 80 | 80 |
| 118 | Module ID: Module manufacturer's JEDEC ID code | MICRON | 2C | 2C |
| 119 | Module ID: Module manufacturing location | 1–12 | 01–0C | 01–0C |
| 120–121 | Module ID: Module manufacturing date | – | Variable data | Variable data |
| 122–125 | Module ID: Module serial number | – | Variable data | Variable data |
| 128–145 | Module part number | – | Variable data | Variable data |
| 146–147 | Module revision code | – | Variable data | Variable data |
| 148–149 | DRAM manufacturer's JEDEC ID code | MICRON | 802C | 802C |
| 152–175 | Reserved for manufacturer-specific data | – | FF | FF |
| 176–255 | Reserved for customer-specific data | – | FF | FF |

Table 20: Serial Presence-Detect Matrix – AMB and CRC


| Byte | Description | Entry | E4 | D4 | N6 | N7 |
|------|--|-------|----|----|----|----|
| 80 | FBDIMM reserved byte | – | 00 | 00 | 00 | 00 |
| 81 | Channel protocol supported (lower byte) | – | 02 | 02 | 02 | 02 |
| 82 | Channel protocol supported (upper byte) | – | 00 | 00 | 00 | 00 |
| 83 | Back-to-back turnaround clock cycles | – | 10 | 10 | 15 | 15 |
| 84 | Buffer read access at ^t CK for MAX CL | – | 58 | 36 | 44 | 40 |
| 85 | Buffer read access at ^t CK for MAX CL - 1 | – | 42 | 34 | 36 | 36 |
| 86 | Buffer read access at ^t CK for MAX CL - 2 | – | 38 | 32 | 30 | 30 |
| 87 | PSI T-A AMB | – | 30 | 2A | 2B | 2B |
| 88 | DT AMB idle_0 | -80E | – | 62 | – | 5F |
| | | -667 | 6A | 62 | 55 | 55 |
| | | -53E | 5B | 58 | 4C | – |
| 89 | DT AMB idle_1 | -80E | – | 77 | – | 7B |
| | | -667 | 84 | 77 | 73 | 73 |
| | | -53E | 71 | 6B | 69 | – |
| 90 | DT AMB idle_2 | -80E | – | 61 | – | 7B |
| | | -667 | 6E | 61 | 73 | 73 |
| | | -53E | 60 | 54 | 69 | – |
| 91 | DT AMB active_1 | -80E | – | 9F | – | 92 |
| | | -667 | AF | 9F | 92 | 92 |
| | | -53E | 92 | 91 | 87 | – |
| 92 | DT AMB active_2 | -80E | – | 84 | – | 84 |
| | | -667 | 8B | 84 | 73 | 73 |
| | | -53E | 71 | 78 | 69 | – |
| 93 | DT AMB LOS | -80E | – | 00 | – | 84 |
| | | -667 | 00 | 00 | 73 | 73 |
| | | -53E | 00 | 00 | 69 | – |
| 94 | PSI T-A DRAM-AF | – | 00 | 00 | 00 | 00 |
| 95 | PSI T-A AMB-AF | – | 00 | 00 | 00 | 00 |
| 96 | PSI D-A | – | 00 | 00 | 00 | 00 |
| 97 | PSI A-D | – | 00 | 00 | 00 | 00 |
| 98 | AMB T _j (MAX) | – | 00 | 1F | 1F | 1F |
| 99 | Airflow impedance/DRAM/heat spreader types | – | 0A | 0A | 0A | 0A |
| 100 | Reserved | – | 00 | 00 | 00 | 00 |
| 101 | AMB preinitialization byte | – | 80 | 00 | 8F | 6B |
| 102 | AMB preinitialization byte | – | 20 | E2 | 2C | 18 |
| 103 | AMB preinitialization byte | – | 00 | 62 | 00 | 00 |
| 104 | AMB preinitialization byte | – | 44 | 20 | 01 | 00 |
| 105 | AMB preinitialization byte | – | 04 | 80 | 00 | 00 |
| 106 | AMB preinitialization byte | – | 80 | 9C | 00 | 00 |
| 107 | AMB postinitialization byte | – | 48 | 00 | 00 | 43 |
| 108 | AMB postinitialization byte | – | 53 | 00 | 00 | 00 |
| 109 | AMB postinitialization byte | – | B1 | F0 | 02 | 00 |
| 110 | AMB postinitialization byte | 2GB | 43 | 70 | 00 | 00 |
| | | 4GB | 41 | 70 | 00 | 00 |
| 111 | AMB postinitialization byte | – | 65 | 60 | 00 | 00 |
| 112 | AMB postinitialization byte | – | 4C | 60 | 00 | 00 |
| 113 | AMB postinitialization byte | – | 00 | 60 | 00 | 00 |

Table 20: Serial Presence-Detect Matrix – AMB and CRC (continued)

| Byte | Description | Entry | E4 | D4 | N6 | N7 |
|---------|---|----------------------|-----------------------------|-------------------------------------|-----------------------------|-----------------------------|
| 114 | AMB postinitialization byte | – | 10 | 60 | 00 | 10 |
| 115 | AMB manufacturer's ID code (lower byte) | – | 80 | 7F | 80 | 80 |
| 116 | AMB manufacturer's ID code (upper byte) | – | 89 | B3 | 10 | 10 |
| 126–127 | CRC for bytes 0–116 (2GB/4GB) | -80E -667 -53E | – 4B03/CEFE 90D5/1528 | D999/BF04 518A/3717 B13A/D7A7 | – 80A4/E639 9451/F2CC | 6B5A/0DC7 72F3/146E – |
| 150 | Informal AMB revision tag (MSB) | – | 01 | 00 | 00 | 00 |
| 151 | Informal AMB revision tag (LSB) | – | 09 | 00 | 00 | 00 |

Module Dimensions

Figure 4: 240-pin DDR2 FBDIMM



- Notes:
1. All dimensions are in millimeters (inches); MAX/MIN or typical (TYP) where noted.
 2. The dimensional diagram is for reference only. Refer to the JEDEC MO document for complete design dimensions.



8000 S. Federal Way, P.O. Box 6, Boise, ID 83707-0006, Tel: 208-368-3900

prodmktg@micron.com www.micron.com Customer Comment Line: 800-932-4992

Micron, the M logo, and the Micron logo are trademarks of Micron Technology, Inc. All other trademarks are the property of their respective owners.

This data sheet contains minimum and maximum limits specified over the power supply and temperature range set forth herein. Although considered final, these specifications are subject to change, as further product development and data characterization sometimes occur.